Part Number Hot Search : 
TC1185 CEP50N06 MC1488PG ST4P3TP0 ATS49MP1 B340LB 93AA86C ML101
Product Description
Full Text Search
 

To Download JL82598EB Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ? high-performing, pci express* 1/10 gigabit ethernet connection ideally suited for demanding enterprise applications and embedded system designs ? dual-port, industry-leading, energy-efficient design creating new opportunities for blades and lan-on-motherboard (lom) solutions ? introduces multiple product innovations optimized for virtualization and ideal for server consolidation ? high-volume stable architecture that includes broad operating system support energy-efficient, next-generation 10 gigabit performance 10 gigabit ethernet has moved past the early adoption stage and is rapidly becoming the mainstay for backbones within enterprise and service provider networks. the escalating deployments of servers with multi-core processors and demanding applications such as high-performance computing (hpc), database clusters, and video on demand are driving the need for a 10 gigabit connection. the intel? 82598 10 gigabit ethernet controller is a next-generation, pci express* 2.0 (2.5 gbps) controller with balanced features and energy-efficient design that meets the throughput and latency requirement of bandwidth-hungry applications. the 82598 controller is designed for multi-core processors and implements advanced features for efficient routing of packets using multiple queues as well as include load balancing of interrupts using msi-x. the controller also supports stateless offloads such as tcp segmentation offload, header replications/splitting, and direct cache access (dca) to lower cpu utilization. in addition, the 82598 controller offers advanced features for virtualization and storage over ethernet all within a very low power envelop of 4.8w (dual port). high-performance design features the intel 82598 10 gigabit ethernet controller is a single, compact component with two fully integrated 10 gigabit ether - net media access control (mac) and xaui ports. the controller supports cx4 (802.3ak*) and kx4/kx (802.3ap*) interfaces and each port contains a serializer-deserializer (serdes) for backward compatibility with gigabit backplanes. the device is designed for high performance and lower memory latency. wide internal data paths eliminate performance bottlenecks by efficiently handling large address and data words. the controller includes advanced interrupt-handling features and uses efficient ring-buffer descriptor data structures, with up to 64 packet descriptors cached on chip. a large on-chip packet buffer maintains superior performance. the 82598 controller enables network manageabil - ity implementations required by it personnel for remote control and alerting. the communication to the board management controller (bmc) is available either through an on-board system management bus (smbus) port or though the distributed management task force (dmtf)-defined nc-si. product brief intel? 82598 10 gigabit ethernet controller network connectivity intel? 82598 10 gigabit ethernet controller high-performance, dual-port 10 gigabit network connectivity designed for multi-core processors and optimized for virtualization
features benefits external interface features pci express* 2.0 (2.5 gbps) ? supports x8, x4, x2, x1 lanes ? supports extended error reporting and completion timeout compatible extensions to pci power management and acpi ? effcient power management xaui, cx4 (ieee 802.3ak*) and 10gbase-kx4, 1000base-kx (ieee 802.3ap*) ? high-speed interfaces for backplane and pyh connections 10 gigabit mac advanced features intel? i/o acceleration technology (intel? ioat and quick data) ? accelerated tcp i/o for improved cpu utilization wide, pipelined internal data path architecture ? low-latency data handling ? superior direct memory access (dma) transfer-rate performance msi-x support ? minimizes the overhead of interrupts ? allows load balancing of interrupt handling between different cores/cpus mechanism available for reducing interrupts generated from tx/rx operations ? maximizes system performance and throughput low-latency interrupts ? ability to toggle between the interrupt aggregation and non-aggregation mode based on the type of data being transferred optimized queues: 32 transmit (tx) and 64 receive (rx) per port ? network packet handling without waiting or buffer overfow ? effcient packet prioritization caches up to 64 packet descriptors per queue ? effcient use of pci express bandwidth dual confgurable frst-in/frst-out (fifo) buffers for each port 512 kb transmit (tx) and 320 kb receive (rx) ? no external fifo memory requirements ? fifo size adjustable to application ? error detection and correction for fifo data support for transmission and reception of packets up to 16 kbytes (jumbo frames) ? enables higher and better throughput of data programmable host memory receive buffers (256 bytes to 16 kbytes) and cache line size (64 bytes to 128 bytes) ? effcient use of pci express bandwidth auto-negotiation support as defned in ieee 802.3ap clause 73 ? automatic link confguration for speed (10g or 1g mode) ? improves performance and reliability ieee 802.3* compliant fow-control support with software- controllable pause times and threshold values ? frame loss reduced from receive overruns ? control over the transmissions of pause frames through software or hardware triggering hardware-assisted virtualization as it focuses on reducing costs by deploying virtualization and consolidating servers, this new environment also creates unique challenges for the i/o infrastructure. recognizing these challenges, intel has designed smart acceleration capabilities into ethernet controllers that optimizes networking performance on virtual servers. the intel 82598 10 gigabit ethernet controller adds virtual machine device queue (vmdq) technology that offloads data sorting and data copying from the virtual machine monitor (vmm) software layer to the hardware. this improves overall throughput and cpu utilization on virtualized servers. vmdq technology also ensures transmit fairness and prevents head-of-line blocking to deliver enhanced latency performance. advanced features for storage over ethernet the fast growth in storage capacity coupled with server virtu - alization has brought the need for storage area network (san) in the forefront. to satisfy this growing demand intel 82598 10 gigabit ethernet controller includes support for iscsi accelera - tion and advanced features for unified storage connectivity. the controller enables fast and reliable networked storage with native iscsi support with microsoft, linux,* and vmware operat - ing systems as well as support for iscsi remote boot. advanced qos features such as priority groups and per priority pause are also implemented in the controller. these hardware features facilitate host i/o consolidation and enable migration for fibre channel over ethernet as an alternative to expensive fibre channel host bus adapters (hbas). order code 82598eb JL82598EB for more information, contact your intel sales representative.
features benefits host offoading features 16 virtual machine device queues (vmdq) oorvwkhhiflhqwurxwlqjrisdfnhwvwrwkhfruuhfwwdujhwpdfklqhlqdyluwxdolhg environment using multiple hardware queues ? ensures transmit fairness and prevents head-of-line blocking direct cache access (dca) ? enables the i/o device to activate a pre-fetch engine in the cpu that loads the data into the cpu cache ahead of time, before use, eliminating cache misses and reducing cpu load header split and replication in receive ? helps the driver to focus on the relevant part of the packet without the need to parse it 5,33dqg83fkhfnvxprirdglqj,3y,3yfdsdelolwlhv (ipv4, ipv6) ? lower processor utilization ? checksum and segmentation capability extended to new standard packet type 3vhjphqwdwlrqrirdg,3y,3y ? increased throughput and lower processor utilization rpsdwleohlwkodujhvhqgrirdgihdwxuhlq0lfurvriw:lqgrv3 ,3yrirdglqj ? checksum and segmentation capability extended to new standard packet type receive side scaling for windows environment and scalable i/o for linux environments (ipv4, ipv6, tcp/udp) ? multiple rx queues gydqfhgsdfnhwowhulqj ? 16 exact-matched packets (unicast or multicast) elwkdvkowhuirupxowlfdvwiudphv ? lower processor utilization ? promiscuous (unicast and multicast) transfer mode support 2swlrqdoowhulqjrilqydolgiudphv ieee 802.1q* virtual local area network (vlan) support with vlan wdjlqvhuwlrqvwulsslqjdqgsdfnhwowhulqjiruxswr9/1wdjv ? ability to create multiple vlan segments priority groups (up to 8) 5hvrxufhdoorfdwlrqshuyluwxdoolqnwrsurylghgliihuhqwldwlrqdprqjgliihuhqwwudifwshv (lan, san, and ipc) per priority pause (qdeohvqhujudlqfrqwuroriwudifiruyluwxdoolqnvdvvrfldwhglwk3ulrulwjurxs(qdeohv qrgursehkdylrurq(wkhuqhwirufulwlfdovwrudjhwudif manageability features dmtf nc-si pass through ? industry standard for bmc interface ? allows fast data rates (up to 100 mb/s full duplex) ? better capabilities (video redirection) (whqghgowhulqjfdsdelolwlhv smbus port ? supports pass through over the smbus interface ? data rates of up to 400 khz oorvvhuldouhgluhfwlrqdqg,30,wudifuhgluhfwlrqwr0 gydqfhgowhulqjfdsdelolwlhv,3y,3y 6xssruwvhwhqghg//dqg/owhulqjiruwudifurxwlqjwr0 6xssruwv0dgguhvv9/153,3y,3y50383sruwv833sruwvowhulqj 6xssruwvhleohkhdghuowhulqj ? allows the bmc to share the mac address with the host os 3uherrwhhfxwlrq(qylurqphqw3(dvklqwhuidfhvxssruw ? enables system boot up via the lan (32 bit and 64 bit) ? flash interface for pxe image simple network management protocol (snmp) and remote network monitoring (rmon) statistic counters ? easy system monitoring with industry-standard consoles wake-on-lan support ? packet recognition and wake-up for lan on motherboard applications without vriwduhfrqjxudwlrq iscsi boot ? enables system boot up via iscsi ? provides additional network management capability mdio C internal management interface ? enables the mac to monitor and control the phy additional device features four outputs on each port that directly drive leds ? link and activity indications on each port jtag (ieee 1149.1*) test access port built-in silicon 6lpsolhgwhvwlqjxvlqjerxqgduvfdq ? supports the idcode instruction characteristics electrical typical targeted power dissipation ? 4.8 w @ d0 active link dual port 10 gbps ? 3.4 w @ d0 active link single port 10 gbps ? 1.6 w @ d3 cold (wakeup enabled at 1000 mbps) environmental operating temperature wrlwkwkhupdopdqdjhphqw physical implemented in 90nm complementary metal-oxide semiconductor (cmos) process ? offers lowest geometry to minimize power and size while maintaining quality and reliability package ? 31 mm x 31 mm 833-pin flip-chip ball grid array (fc-bga) package
information in this document is provided in connection with intel? products. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. except as provided in intels terms and conditions of sale for such products, intel assumes no liability whatsoever, and intel disclaims any express or implied warranty, relating to sale and/or use of intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. unless otherwise agreed in writing by intel, the intel products are not designed nor intended for any application in which the failure of the intel product could create a situation where personal injury or death may occur. intel may make changes to specifications and product descriptions at any time, without notice. designers must not rely on the absence or characteristics of any features or instructions marked reserved or undefined. intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. the information here is subject to change without notice. do not finalize a design with this information. the products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. current characterized errata are available on request. contact your local intel sales office or your distributor to obtain the latest specifications and before placing your product order. copies of documents which have an order number and are referenced in this document, or other intel literature, may be obtained by calling 1-800-548-4725, or by visiting intels web site http://www.intel.com/. copyright ? 2007 intel corporation. all rights reserved. intel, the intel logo, intel. leap ahead., and the intel. leap ahead. logo are trademarks of intel corporation in the u.s. and other countries. *other names and brands may be claimed as the property of others. printed in usa 0707/tar/ocg/pp/800 please recycle 317796-001us to see the full line of intel? ethernet controllers, visit www.intel.com/network/connectivity


▲Up To Search▲   

 
Price & Availability of JL82598EB

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X